Locking caches are a useful alternative to standard cache memories in order to reach both predictability and high performance for multitasking, preemptive, fmedpriority real-time systems. Two schemes of locking cache are possible: static and dynamic use. Both schemas present a high degree of predictability and like-cache performance. But these two schemes are not equivalent. Each one performs better for systems with particular characteristics. This work show that static use presents a greater degree of Predictability than dynamic use, but dynamic use offers better performance for the major part of the cases. Systems are grouped as a function of the relationship between cache sue and code size, allowing a fast and easy prediction about the gain or lass of performance given by each use of locking caches.
INTRODUCTION
Cache memories are widely used to reduce the speed gap between processor and main memory. However, their adaptive, dynamic and non-predictable behaviour introduces several problems for their use ou real-time systems, where predictability is required. Several solutions have been presented in order to deal with cache memories in such systems. These solutions may be grouped in analysis techniques [1,2,3,4], which incorporate the cache effect into the schedulability analysis; and design solutions [5,6], which propose new cache architectures in order to achieve more predictable cache architectures.
Locking caches belong to the second group. The locking cache can be loaded with selected instructions and then locked, precluding new allocations. Therefore, execution time of each instruction is known a priori, depending if the instruction is loaded in cache or not. Using the static schema, cache contents are preloaded during the system start-up and it remains unchanged for the entire system run. In dynamic use of locking cache, cache contents are changed during system execution, hut only in specific points: in this proposal when a task is preempted by another one.
In static use, all tasks compete for the cache space. Cache is loaded with a merge of instructions from all tasks. Once the cache is loaded and locked, its contents remain unchanged. In dynamic use, every task may use the whole cache space. When a task begins or resumes execution after preemption, it loads and locks the cache with its own instructions. The cache remains unchanged until a new task is executed. For both static and dynamic use, the execution time of instructions is constant @om the poin of view of memory access), because an instruction will be always or never in cache .
Both uses of locking cache offers several advantages in front of conventional, adaptive and non-predictable cache memories. Since execution time of instructions is now constant, Worst Case Execution Time can be estimated in a simple way, evaluating the longest path by well-known algorithms. Several enhancements to this estimation, like considering infeasible paths, may be directly used, schedulability analysis may be accomplished trough Cache Response Time Analysis (CRTA), where cache-refill penalty is tight bounded and known. Other architectural improvements, like segmentation may be incorporated to the schedulability analysis without regard to cache [2], since the execution time of the instruction does not concern interactions between locking cache and these schemes.
Instructions to be preloaded and locked in cache are selected using a genetic algorithm [9] . This algorithm gives, as results, the set of instructions to lock in cache, the response time of each task in the system, and the result of the schedulability analysis evaluating the equation of CRTA. However, static and dynamic use are not equivalents. The following sections shows a comparison of both schemas from two points of view: determinism and performance.
EXPERIMENTS
Results shown in next sections come from a set of experiments, each one of them is composed of a set of tasks and a definite cache size. The tasks used in the experiments are synthetic created in order to stress the locking cache and exercise the genetic algorithm used to select the instructions to load and lock in cache. More than 300 experiments have been defined. For each experiment four kinds of runs have been performed: -Executing the genetic algorithm for static use of locking cache.
-Executing the genetic algorithm for dynamic use of locking cache.
-Simulating the static locking cache.
-Simulating the dynamic locking cache. Simulations are accomplished using the SPIM tool
[lo], a MIPS EO00 simulator, and in all cases the simulation comprises the entire hyperperiod. Using the same set of experiments for both uses allows to make very accurate analysis, since differences in results are due to the schemes presented and not to difference on experiments.
These runs give the response time of each task and global system utilization. Global utilization is calculated considering the worst case for all executions of tasks. This way, global utilization is a safety upperbound of the actual utilization.
COMPARISON OF DETERMINISM
The degree of determinism provided by locking cache may be evaluated comparing the response time 
COMPARISON OF PERFORMANCE
Perfnrmance of static and dynamic use of locking cache are compared using system utilization of each experiment. All experiments have been designed to be schedulable, so utilization is a good metric to evaluate, in a global view, the gain or loss of performance of both schemes.
Performance (P) represents the gain nr loss of performance obtained for each experiment by using dynamically the locking cache in front of using statically the locking cache. Performance is calculated as P = U, -U,, where U is the system utilization estimated by the genetic algorithm (Us for static use and Ud for dyiamic use) for each experiment. Values of P over 0 indicate that dynamic use offers better performance than static use, since system utilization for the dynamic schema is lower than the system utilization for the static schema.
Also, System Size Ratio (SSR) is defined as the relationship between the cache size and the code size (as sum of sizes of all tasks), calculated as SSR = cache_size/system_size. Intuitively, this relationship is the major factor in the behavior of performance shown hy locking cache. 
Analysis for space E2
Like the experiments in space El, experiments in space E2 shows better performance when locking cache is used dynamically. However, in this space, there are more cases with P values helow 0 than in space E,, and negative values are very large. Also, a clear descending tendency in P is observed as SSR grows. In this space, cache size grows until SSR values are very close to 1. The value of cache-refill penalty for dynamic use is very high, since tasks must reload, before begin or resumes execution, a large number of instructions. This way, the reduction in the WCET due to a large cache is cancelled out by the cache-refill penalty. 
Analysis for space E 3
Experiments in space E, present a behavior very different that previous spaces. In all cases, P values are equal or lower than 0, that is, dynamic use of locking cache offers worse performance than static use in all cases. In this space, cache size is equal or greater than code size, so in static use there is no mandatory or conflict misses because locking cache is preloaded and locked before system begins execution. However, in dynamic use, cache contents are always reloaded before each task begins or resumes its execution. The existence of cache-refill penalty in dynamic use of locking cache provides a worse performance that in static use, where there is no cache-refill at all. Table 3 shows a summary of statistics for space E,. 
